

FORM PTO - 1449

INFORMATION DISCLOSURE STATEMENT

ATTORNEY DOCKET NO.: CDS-006

APPLICANTS: Bellantoni et al.

SERIAL NO.: 10/820,435

FILING DATE: 8-Apr-2004 GROUP: 2123

		 			TIBLITE DITTE: C			
			U.S.	PATEN	DOCUMENTS	}		<u> </u>
EXAM. INIT.		DOCUMENT NUMBER	DATE	NAME		CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
JP	A1	5,062,067	29-Oct-91	Schaefer	Schaefer et al.		578	15-Mar-89
1	A2	5,437,037	25-Jul-95	Furuichi		395	700	7-Jun-93
	A3	5,502,661	26-Mar-96	Glunz		364	578	7-Oct-93
	A4	5,544,067	6-Aug-96	Rostoker	et al.	364	.489	14-Jun-93
	A5	5,696,942	9-Dec-97	Palnitkar	et al.	395	500	24-Mar-95
	A6	5,768,567	16-Jun-98	Klein et a	l.	395	500	14-May-96
	A7	5,784,593	21-Jul-98	Tseng et	al.	395	500	29-Sep-95
	A8	5,809,283	15-Sep-98	Vaidyanathan et al.		395	500	29-Sep-95
·	A9	5,862,361	19-Jan-99	Jain		395	500	7-Sep-95
	A10	5,880,975	9-Mar-99	Mangelsd	orf	364	578	5-Dec-96
	A11	5,978,571	2-Nov-99	Grundma	nn	395	500	12-May-97
	A12	5,991,523	23-Nov-99	Williams	et al.	395	500.19	18-Mar-97
	A13	6,052,524	18-Apr-00	Pauna		395	500.43	14-May-98
	A14	6,134,516	17-Oct-00	Wang et a	al.	703	27	5-Feb-98
	A15	A15 6,135,647 24-Oct-00 Balakrishnan et		nan et al.	395	500.19	23-Oct-97	
	A16	6,152,612	28-Nov-00	Liao et al.		395	500	9-Jun-97
	A17	6,175,946 B1	16-Jan-01	Ly et al.		716	4	20-Oct-97
	A18	6,182,258 B1	30-Jan-01	Hollander		714	739	6-Feb-98
	A19	6,223,144 B1	24-Apr-01	Barnett et	al.	703	22	24-Mar-98
, ,	A20	6,295,517 B1	25-Sep-01	Roy et al.		703	15	7-Apr-98
V	A21	6,321,363 B1	20-Nov-01	Huang et al.		716	4	11-Jan-99
JP	A22	6,466,898 B1	15-Oct-02	Chan		703	17	12-Jan-99
EXAMIN	ER	/Jonatha:	n Plante/	<u> </u>	DATE CONSIDE	RED	11 /	06/2006

FORM PTO - 1449					ATTORNEY DOCKET NO.: CDS-006					
INFORMATION DISCLOSURE STATEMENT					APPLICANTS: Bellantoni et ai.					
			·		SERIAL NO.: 10/820,435					
		·			FILING D	ATE: 8-A	pr-2004	GROUP: 21	123	
	FOREIGN PATENT DOCUMENTS									
EXAM. INIT.		DOCUMENT NUMBER	DATE	COUNTR	Y CLASS	SUB CLASS	FILING DATE	ABSTRACT ONLY	ENGLISH LANG (Y/N)	
·										
	_									
	<u></u>		OTHER A	RT IOIII	RNAI ART	TICI ES	FTC	<u> </u>	1	
EXAM.	ОТН	ER DOCUMENTS						ublication)		
INIT.									·	
JP	C1	Andrews, J., Axis Systemss Inc., "Co-verification speeds SOC design," EDN, September 5, 2002, pp. 95-96, 98, 100.								
	C2	Axis Systems, Inc, "Xpert™ ARM® Solution," Datasheet, <u>www.AxisSystems.com</u> , 2 pages.								
	C3 Becker, M., "Faster Verilog Simulations Using a Cycle Based Programming Methodology," Proceedings 1996 IEEE International Verilog HDL Conference, Feb. 26-28, 1996, Santa Clara, CA, USA: IEEE Computer Society Press, 1996, pp. 24-31.									
	C4	Bell, G., "Solidification - Static Functional Verification with Solidify," HDAC, Inc., 8 pages.								
	C5 Björklund, D. et al., "A Language for Multiple Models of Computation," <i>Proceedings of the 1 International Symposium on Hardware/Software Codesign</i> , May 6-8, 2002, Estes Park, CO CODES 2002, 2002 ACM, pp. 25-30.									
	C6 Braun, G. et al., "Using Static Scheduling Techniques for the Retargeting of High Speed, Compiled Simulators for Embedded Processors from an Abstract Machine Description," International Symposium on System Synthesis, Sept. 30-Oct. 3, 2001, Montreal, Quebec, Canada: 2001 ACM, 57-62.					al				
	C7	Chatelain, A. et al., "High-Level Architectural Co-Simulation Using Esterel and C," <i>Proceedings of the Ninth International Workshop on Hardware/Software Codesign/CASHE</i> , April 25-27, 2001, Copenhagen, Denmark: 2001 ACM, pp. 189-194.								
	C8 Choi, K. et al., "Incremental-in-time algorithm for digital simulation" Proceedings of the Design Automation Conference. Anaheim, June 12-15, 1988, Proceedings of the Design Automation Conference. Anaheim (DAC), New York, IEEE, US, vol. CONF. 25, 12-Jun-1988, pages 501-505.				on					
JP	C9	Clarke, P., "Ca http://www.eeti	_	-	-					
EXAMIN	NER .	/Jona	than Plan	te/	DATE CONSIDERED 11/06/2006					

		•	FORM PTO - 1449	ATTORNEY DOCKET NO.: CDS-006					
INF	ORM	ATIC	ON DISCLOSURE STATEMENT	APPLICANTS: Bellantoni et al.					
				SERIAL NO.: 10/820,435					
				FILING DATE: 8-Apr-2004 GROUP: 2123					
			OTHER ART, JOU	RNAL ARTICLES, ETC.					
J	P	C10	Clarke, P., "EDA tool generates bit- an http://www.eetimes.com/story/OEG200						
	(C11	Clarke, P., "Tenison tool draws Verilog into SystemC compilation," <i>EEdesign</i> , http://www.eedesign.com/article/showArticle.jhtml?articleID=17406761 ; December 18, 2000, 2 pages.						
	(C12	Creusillet, B. et al., "Interprocedural ar Publishers, Amsterdam, NL, vol. 24, no	nalyses of Fortran programs" Parallel Computing, Elsevier o. 3-4, May 1998, pages 629-648.					
	Computer-Aided Design, 1997. Dige			ning to extend cycle simulation beyond synchronous circuits" of Technical Papers., 1997 IEEE/ACM International Nov. 1997.					
	(C14		OL simulation using native compiled code" Electronic London, GB, vol. 65, no. 803, 01-Nov.1993, page 51, 53, 55, 57.					
	C15 Duarte, D. et al., "Evaluating the Impact of Architectural-Level Optimizations on Clock Power," Proceedings of the 14 th Annual IEEE International ASIC/SOC Conference, Sept. 12-15, 2001, Arlington, VA, USA: 2001 IEEE, pp. 447-451.								
C16 Edwards, C., "Two startups jump into co-verification http://www.design.com/article/printableArticle.jhtml? pages.				o-verification," <i>EEdesign</i> , Article.jhtml?articleID=17407943; September 23, 2002, 3					
C17 Edwards, C., "U.K.'s Celoxica, Tenison enter-co-veloctober 14, 2002, pp. 24, 27.				enter-co-verification fray," Electronic Engineering Times,					
	(C18		o sequential code" Proc Des Autom Conf; Proceedings - Design cataway, NJ, USA, 2000, pages 322-327.					
	(C19	French, R.S. et al., "A General Method http://suif.stanford.edu/papers/rfrench9	for Compiling Event-Driven Simulations," Stanford University, 15/paper.html; 19 pages.					
	C20 Greaves, D., Tenison Technology, "VTOC Verilog -> C," International Workshop on Rapid System Prototyping, Tenison TechEDA, www.tenisontech.com, pp. 1-12.								
	C	C21	Gupta, S. et al., "Conditional Speculation and its Effects on Performance and Area for High-Level Synthesis," <i>International Symposium on System Synthesis</i> , Sept. 30-Oct. 3, 2001, Montreal, Quebec, Canada: 2001 ACM, pp. 171-176.						
\bigvee	C22 Hoffman, A. et al., "A Framework for Fast Hardware-Software Co-simulation," <i>Proceedings; Design, Automation and Test in Europe. Conference and Exhibition 2001</i> , Munich, Germany, March 13-16, 2001. IEEE Computer Society 2001, pp. 760-764.								
JP C23 International Search Report PCT/US 03/35649 dated 01-Dec-04									
EXAMINER /Jonathan Plante/ DATE CONSIDERED 11/06/2				DATE CONSIDERED 11/06/2006					

		FORM PTO - 1449	ATTORNEY DOCKET NO.: CDS-006					
INFO	RMATIO	ON DISCLOSURE STATEMENT	APPLICANTS: Bellantoni et al.					
			SERIAL NO.: 10/820,435					
			FILING DATE: 8-Apr-2004 GROUP: 2123					
		OTHER ART, JOU	RNAL ARTICLES, ETC.					
JP	C24	International Search Report PCT/US 03/35403 dated 14-Dec-04						
	C25	International Search Report PCT/US 0	3/35508 dated 05-Jan-05					
	C26	Processors," Proceedings of the 29th In	e Evaluation of Globally Asynchronous Locally Synchronous international Symposium on Computer Architecture (ISCA '02), A: IEEE Computer Society 2002, pp. 158-168.					
	C27		Design Verification Methodology For Complex esign Automation Conference. Anaheim, June 9-13, 1997, New 1997, pages 83-88.					
	nulation Using Waveform Relaxation" Proceedings of the rence. Anaheim, June 8-12, 1992, Proceedings of the rence (DAC), Los Alamitos, IEEE Comp. Soc. Press, US, vol.							
	C29 Jung, Y. et al., "simCore: an event driven simulation framework for performance evaluation of computer systems" Modeling, analysis and simulation of computers and telecommunication system 2000. Proceedings. 8th International Symposium on San Francisco, CA, USA 29 Aug. – 1 Sept. 2002.							
	C30 Kim, M.G. et al., "Implementation of a Cycle-Based Simulator for the Design of a Processor Co Proceedings of AP-ASIC '99: The First IEEE Asia-Pacific Conference on ASICs, Aug. 23-25, 19 Seoul, South Korea: 1999 IEEE, pp. 108-111.							
C31 Kravitz, S.A. et al., "Massively parallel switch-level simulation : A feasibil York, US, vol. 10, no. 7, 01-Jul-97, pages 871-894.								
C32 Krishnaswamy, V. et al., "Parallel Compiled Event Driven VHDL Simulation" Conference on Supercomputing ACM New Yorl 1997, pages 297-304.								
	C33	1 = =	Multiple Asynchronous Domains for Functional Verification," as, Nevada, USA: 2001 ACM, 6 pages.					
	C34	Liu, J. et al., "Software Timing Analysis Using HW/SW Cosimulation and Instruction Set Simulator," Proceedings of the Sixth International Workshop on Hardware/Software Codesign (CODES/CASHE '98), March 15-18, 1998, Seattle, Washington, USA: 1998 IEEE, pp. 65-69.						
C35 Maurer, P.M, "Scheduling Blocks for Heirarchical Compiled Simulation," Technical Report D 1991, VCAPP Laboratory, University of South Florida, ftp://pangolin.csee.usf.edu/pub/facul.ty/maurer/tech-reports/da23_91.pdf, 23 pages.								
JP C36 McCammon, R. et al., "Cycle-accurate model speeds design," EE Times, http://www.eetimes.com/story/OEG19990615S0021; November 13, 2002, 6 pages.								
EXAM	INER	/Jonathan Plante/	DATE CONSIDERED 11/06/2006					

			TOTAL PRO - 1440	ATTORNEY DOCKET NO. COC. CC.			
			FORM PTO - 1449	ATTORNEY DOCKET NO.: CDS-006			
INF	ORN	MATIC	ON DISCLOSURE STATEMENT	APPLICANTS: Bellantoni et al.			
			•	SERIAL NO.: 10/820,435			
				FILING DATE: 8-Apr-2004 GROUP: 2123			
			OTHER ART, JOUI	RNAL ARTICLES, ETC.			
J	P	C37	1	inc., "Cycle Simulation Techniques," Proceedings of the 1995 ence, March 27-29, 1995, Santa Cruz, CA, USA: IEEE			
		C38		g as a Codesign Scheduling Paradigm," Proceedings of the ware/Software Codesign, May 3-5, 2000, San Diego, CA, 1-135.			
		C39	C39 Schulz, S.E., "Timing analysis tools in the critical path have a crucial impact on the success of a design," <i>EEdesign</i> , http://www.eedesign.com/editorial/2000/focusreport0008.html; November 13, 2002, 6 pages.				
		C40	Stoye, W. et al., "Using Tenison VTOC ¹ Study," <i>GlobespanVirata</i> , TenisonEDA,	for Large SoC Concurrent Engineering: A Real World Case www.tenison.com ; pp. 1-13.			
		C41 Sun Young Hwang, "Incremental algorithms for digital simulation" Integration, The VLSI Journal, North-Holland Publishing Company. Amsterdam, NL, vol. 7, no. 1, 01-Apr-1989, pages 21-34.					
	C42 Tabbara, B. et al., "Fast Hardware-Software Co-Simulation Using VHDL Models," <i>Proceedings; Design, Automation and Test in Europe. Conference and Exhibition, 1999</i> , Munich, Germany, March 9-12, 1999. IEEE Computer Society 1999, pp. 309-316.						
		C43	TenisonEDA, "Engineering Managemer	nt in the SOC Era," <u>www.tenison.com,</u> 1 page.			
		C44	TenisonEDA, "Hardware/Software Co-D	Design in the SOC Era," , <u>www.tenison.com;</u> pp. 1-7.			
		C45	TenisonEDA, "Introducing VTOC™: Brid Tour, September 2002, www.tenison.co	dging the SOC Co-Development Gap," <i>Tenison EDA World</i> om, 14 pages.			
		C46	TenisonEDA, "VTOC 1.0 User Guide," y	www.tenison.com; pp. 1-51.			
		C47 Tension Technology, "A Verilog to C Compiler," Submitted to IEEE Transactions on Software Engineering, pp. 1-10					
		C48	Tenison Technology: Hardware & Software Working Together, "New cycle-based Verilog Compiler is 50 to 100 times faster than behavioural simulation," www.tenisontech.com\news\nw010302.htm; March 1, 2002, 1 page.				
\bigvee	C49 Tensilica, "Synopsys and Tensilica Partner to Provide New Cycle-Accurate Model Generation Platform, http://www.tensilica.com/html/pr 2000 05 24.html ; November 13, 2002, 3 pages.						
J	JP C50 Ye, W. et al., "The Design and Use of SimplePower: A Cycle-Accurate Energy Estimation Tool," Proceedings of the 37 th Design Automation Conference, Los Angeles, CA, USA: DAC 2000, 2000 ACM, pp. 340-345.						
EXA	MIN	ER	/Jonathan Plante/	DATE CONSIDERED 11/06/2006			